

# 10-Bit, 20 MSPS Monolithic A/D Converter

**AD773A** 

#### **FEATURES**

Monolithic 10-Bit, 20 MSPS A/D Converter

Low Power Dissipation: 1.0 W

Signal-to-Noise Plus Distortion Ratio

 $f_{IN} = 1 \text{ MHz: } 56 \text{ dB}$  $f_{IN} = 10 \text{ MHz: } 54 \text{ dB}$ 

**Guaranteed No Missing Codes On-Chip Track-and-Hold Amplifier** 100 MHz Full Power Bandwidth **High Impedance Reference Input Out of Range Output** 

**Twos Complement and Binary Output Data Available in Commercial and Military Temperature** Ranges (See Military/Aerospace Reference Manual

for Specifications)

#### PRODUCT DESCRIPTION

The AD 773A is a monolithic 10-bit, 20 M sps analog-to-digital converter incorporating an on-board, high performance trackand-hold amplifier (THA). The AD 773A converts video bandwidth signals without the use of an external THA. The AD 773A implements a multistage differential pipelined architecture with output error correction logic. The AD 773A offers accurate performance and guarantees no missing codes over the full operating temperature range.

Output data is presented in binary and twos complement format. An out of range (OTR) signal indicates the analog input voltage is beyond the specified input range. OTR can be decoded with the M SB/MSB pins to signal an underflow or overflow condition. The high impedance reference input allows multiple AD 773As to be driven in parallel from a single reference.

The combined dc precision and dynamic performance of the AD 773A is useful in a variety of applications. Typical applications include: video enhancement, HDTV, ghost cancellation, ultrasound imaging, radar and high speed data acquisition.


The AD 773A was designed using Analog Devices' ABCM OS-1 process which utilizes high speed bipolar and 2-micron CMOS transistors on a single chip. High speed, precision analog circuits are now combined with high density logic circuits. Laser trimmed thin film resistors are used to optimize accuracy and temperature stability.

The AD 773A is packaged in a 28-pin ceramic DIP and is available in commercial (0°C to +70°C) and military (-55°C to +125°C) grades.

### REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **PRODUCT HIGHLIGHTS**

1. On-board THA

The high impedance differential input THA eliminates the need for external buffering or sample and hold amplifiers. The THA offers the choice of differential or single-ended inputs. Input current is typically 5 μA.

- 2. High Impedance Reference Input The high impedance reference input (200 k $\Omega$ ) allows direct connection with standard +2.5 V references, such as the AD 680, AD 580 and REF 43.
- 3. Output Data Flexibility Output data is available in bipolar offset and bipolar twos complement binary format.
- 4. Out of Range (OTR) The OTR output bit indicates when the input signal is beyond the AD 773A's input range.
- 5. Military Temperature Range

# **AD773A-SPECIFICATIONS**

**DC SPECIFICATIONS**  $(T_{MIN} \text{ to } T_{MAX} \text{ with } AV_{DD} = +5 \text{ V} \pm 5\% \text{ , } AV_{SS} = -5 \text{ V} \pm 5\% \text{ , } DV_{DD} = +5 \text{ V} \pm 5\% \text{ , } DV_{DD} = +5 \text{ V} \pm 5\% \text{ , } V_{REF} = +2.500 \text{ V unless otherwise noted.})$ 

Parameter	Min	AD 773AJ Typ	Max	Min	AD773AK Typ	Max	Units
RESOLUTION	10	ı yp	PIGA	10	1 912	Max	Bits
DC ACCURACY	10			10			סונג
Integral Nonlinearity T <sub>MIN</sub> to T <sub>MAX</sub> Differential Linearity Error		±0.75			±0.75	±2	LSB LSB LSB
T <sub>MIN</sub> to T <sub>MAX</sub> Zero Error Gain Error No Missing Codes		±0.75 0.5 0.5		GU	±0.75 0.5 0.5 ARANTEED	±1 3.5 3.0	LSB % FSR % FSR
ANALOG INPUT Input Range Input Current Input Capacitance		1 5	20 10		1 5	20 10	V p-p μΑ pF
REFERENCE INPUT Reference Input Resistance Reference Input	50	200 2.5		50	200 2.5		kΩ Volts
LOGIC INPUT High Level Input Voltage Low Level Input Voltage High Level Input Current (V <sub>IN</sub> = DV <sub>DD</sub> ) Low Level Input Current (V <sub>IN</sub> = 0 V) Input Capacitance	+3.5 -10 -10	10	+0.5 +10 +10	+3.5 -10 -10	10	+0.5 +10 +10	V V μΑ μΑ pF
LOGIC OUTPUTS  High Level Output Voltage (I <sub>OH</sub> = 0.5 mA)  Low Level Output Voltage (I <sub>OL</sub> = 1.6 mA)	+2.4		+0.4	+2.4		+0.4	V V
POWER SUPPLIES Operating Voltages AV <sub>DD</sub> AV <sub>SS</sub> DV <sub>DD</sub> , DRV <sub>DD</sub> Operating Current	+4.75 -5.25 +4.75		+5.25 -4.75 +5.25	+4.75 -5.25 +4.75		+5.25 -4.75 +5.25	Volts Volts Volts
IAV <sub>DD</sub> IAV <sub>SS</sub> IDV <sub>DD</sub> IDRV <sub>DD</sub> <sup>1</sup>		65 -115 10 10	80 -140 20 15		65 -115 10 10	80 -140 20 15	mA mA mA
POWER CONSUMPTION <sup>2</sup>		1.0	1.2		1.0	1.2	W
POWER SUPPLY REJECTION		10	18		10	18	mV/V
TEM PERATURE RANGE Specified (J/K)	0		+70	0		+70	°C

NOTES  ${}^{1}C_{L} = 15 \text{ pF}.$   ${}^{2}100\% \text{ production tested.}$ 

Specifications subject to change without notice. See D efinition of Specifications for additional information.

-2-REV. 0

# 

		AD 773AJ			AD 773AK		
Parameter	Min	Тур	Max	Min	Тур	Max	Units
DYNAMIC PERFORMANCE <sup>1</sup>							
Signal-to-Noise plus Distortion							
(S/N +D ) Ratio							
$f_{IN} = 1 M H z$	52	56		54	56		dB
$f_{IN} = 10 M Hz$	50	54		51	54		dB
Effective N umber of Bits (ENOB)							
$f_{IN} = 1 M H z$		9.0			9.0		Bits
$f_{IN} = 10 \text{ M} \text{ Hz}$		8.7			8.7		Bits
Total Harmonic Distortion (THD)							
$f_{IN} = 1 M H z$		-67	-57		-67	-59	dB
$f_{IN} = 10 M H z$		-65	-54		-65	-55	dB
Spurious Free D ynamic Range <sup>2</sup>		70			70		dB
Full Power Bandwidth		100			100		MHz
Intermodulation Distortion (IMD) <sup>3</sup>							
Second Order Products		-69			-69		dB
T hird Order Products		-64			-64		dB
Differential Phase		0.2			0.2		D egree
Differential Gain		0.5			0.5		%
T ransient R esponse		25			25		ns
O vervoltage R ecovery T ime		25			25		ns

#### NOTES

 $^{1}$ For typical dynamic performance curves at  $f_{SAMPLE} = 20$  M sps see Figures 2 through 7.

Specifications subject to change without notice.

# TIMING SPECIFICATIONS (for all grades $T_{MIN}$ to $T_{MAX}$ with $AV_{DD}$ = +5 V ± 5%, $AV_{SS}$ = -5 V ± 5%, $DV_{DD}$ = +5 V ± 5%, $DRV_{DD}$ = +5 V ± 5%, $V_{REF}$ = +2.500 V unless otherwise noted, $f_{SAMPLE}$ = 20 MSPS)

	Symbol	Min	Тур	Max	Units
Conversion Rate				20	M sps
Clock Period	t <sub>CLK</sub>	50			ns
C lock H igh	t <sub>CH</sub>	24.5			ns
Clock Low	t <sub>CL</sub>	24.5			ns
Output Delay	top		20		ns
A perture D elay			7		ns
A perture Jitter			9		ps
Pipeline Delay (Latency)				4	C lock C ycles




Figure 1. AD773A Timing Diagram

REV. 0 -3-

 $<sup>{}^{2}</sup>f_{IN} = 1 M H z.$ 


 $<sup>^{3}</sup>$ fa = 1.0 M H z, fb = 1.05 M H z.

#### **ABSOLUTE MAXIMUM RATINGS\***

Parameter	With Respect to	Min	Max	Units
$\overline{AV_{DD}}$	AGND	-0.5	+6.5	V
AV <sub>SS</sub>	AGND	-6.5	+0.5	V
VINA, VINB	AGND	-6.5	+6.5	V
$DV_{DD}$ , $DRV_{DD}$	DGND, DRGND	-0.5	+6.5	V
AGND	DGND, DRGND	-1.0	+1.0	V
$AV_{DD}$	$DV_{DD}$ , $DRV_{DD}$	-6.5	+0.5	V
CLK	$DV_{DD}$ , $DRV_{DD}$	-6.5	+0.5	V
REFIN	REFGND, AGND	-0.5	+6.5	V
Junction T emperature			+150	°C
Storage T emperature		-65	+150	°C
L ead T emperature				
(10 sec)			+300	°C

<sup>\*</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **PIN CONFIGURATION**



### ORDERING GUIDE<sup>1</sup>

Model	Temperature Range	Description	Package Option <sup>2</sup>
	0°C to +70°C	28-Pin Ceramic DIP	D -28
	0°C to +70°C	28-Pin Ceramic DIP	D -28

NOTES

 $^1 See~M$  ilitary/Aerospace Reference M anual for AD 773A SD /883B specifications.  $^2 D~= C~eramic~D\,I\,P.$ 

#### **PIN DESCRIPTION**

Symbol	Pin No.	Туре	Name and Function
AGND	5, 28	Р	A nalog G round.
$AV_{DD}$	4	Р	+5 V Analog Supply.
AV <sub>SS</sub>	3, 25	P	-5 V Analog Supply.
MSB	19	DO	Inverted M ost Significant Bit. Provides twos complement output data format.
OTR	20	DO	Out of Range is Active HIGH on the leading edge of Code 0 or the trailing edge of Code 1023. See Output Data Format Table II.
BIT 1 (M SB)	18	DO	M ost Significant Bit.
BIT 2-BIT 9	17-10	DO	Data Bit 2 through Data Bit 9.
BIT 10 (LSB)	9	DO	L east Significant Bit.
CLK	23	DI	Clock Input. The AD 773A will
			initiate a conversion on the falling
			edge of the clock input. See the
			Timing Diagram for details.
$DV_{DD}$	24	P	+5 V Digital Supply.
$DRV_{DD}$	7, 22	P	+5 V Digital Supply for the out-
		_	put drivers.
DGND	6	P	Digital Ground.
DRGND	8, 21	P	Digital Ground for the output
			drivers.
REFGND	1	Al	REFGND is connected to the
DEELN			ground of the external reference.
REFIN	2	ΑI	REFIN is the external 2.5 V ref-
			erence input, taken with respect
V	20		to REFGND.
VINA	26	ΑI	(+) Analog input signal to the dif-
V	27		ferential input THA.
V <sub>INB</sub>	27	ΑI	(-) Analog input signal to the dif-
			ferential input T H A.

T ype: AI = Analog Input; DI = D igital Input; DO = D igital O utput; P = Power.

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD773A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-4- REV. 0

# **Definitions of Specifications- AD773A**

#### INTEGRAL NONLINEARITY (INL)

Linearity error refers to the deviation of each individual code from a line drawn from "zero" through "full scale." The point used as "zero" occurs 1/2 LSB before the first code transition. "Full scale" is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the center of each particular code to the true straight line.

# DIFFERENTIAL LINEARITY ERROR (DNL, NO MISSING CODES)

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value.

#### **ZERO ERROR**

The major carry transition should occur for an analog value 1/2 LSB below analog common. Zero error is defined as the deviation of the actual transition from that point.

#### **GAIN ERROR**

The first code transition should occur for an analog value 1/2 LSB above nominal negative full scale. The last transition should occur 1 1/2 LSB below the nominal positive full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.

#### **POWER SUPPLY REJECTION**

One of the effects of power supply variation on the performance of the device will be a change in gain error. The specification shows the maximum gain error deviation as the supplies are varied from their nominal values to their specified limits.

#### SIGNAL-TO-NOISE PLUS DISTORTION (S/N+D) RATIO

S/N +D is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components including harmonics but excluding dc. The value for S/N +D is expressed in decibels.

#### **EFFECTIVE NUMBER OF BITS (ENOB)**

ENOB is calculated from the following expression:

S/N +D = 6.02N + 1.76, where N is equal to the effective number of bits.

### **TOTAL HARMONIC DISTORTION (THD)**

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal and is expressed as a percentage or in decibels.

#### **SPURIOUS FREE DYNAMIC RANGE**

The peak spurious or peak harmonic component is the largest spectral component excluding the input signal and dc. This value is expressed in decibels relative to the rms value of a full-scale input signal.

#### INTERMODULATION DISTORTION (IMD)

With inputs consisting of sine waves at two frequencies, fa and fb, any device with nonlinearities will create distortion products, of order (m+n), at sum and difference frequencies of mfa $\pm$ nfb, where m, n = 0, 1, 2, 3. . . . Intermodulation terms are those for which m or n is not equal to zero. For example, the second order terms are (fa+fb) and (fa-fb) and the third order terms are (2fa+fb), (2fa-fb), (fa+2fb) and (fa-2fb). The IM D products are expressed as the decibel ratio of the rms sum of the measured input signals to the rms sum of the distortion terms. The two signals are of equal amplitude and the peak value of their sums is -0.5 dB from full scale. The IM D products are normalized to a 0 dB input signal.

#### **DIFFERENTIAL GAIN**

The percentage difference between the output amplitudes of a small high frequency sine wave at two stated levels of a low frequency signal on which it is superimposed.

#### **DIFFERENTIAL PHASE**

The difference in the output phase of a small high frequency sine wave at two stated levels of a low frequency signal on which it is superimposed.

#### TRANSIENT RESPONSE

The time required for the AD 773A to achieve its rated accuracy after a full-scale step function is applied to its input.

#### **OVERVOLTAGE RECOVERY TIME**

The time required for the ADC to recover to full accuracy after an analog input signal 150% of full scale is reduced to 50% of the full-scale value.

#### **APERTURE DELAY**

The difference between the switch delay and the analog delay of the THA. This effective delay represents the point in time, relative to the falling edge of the CLOCK input, that the analog input is sampled.

#### **APERTURE JITTER**

The variations in aperture delay for successive samples.

#### PIPELINE DELAY (LATENCY)

The number of clock cycles between conversion initiation and the associated output data being made available. New output data is provided every clock cycle.

#### **FULL POWER BANDWIDTH**

The input frequency at which the amplitude of the reconstructed fundamental is reduced by 3 dB for a full-scale input.

REV. 0 -5-

# **AD773A- Dynamic Characteristics**




Figure 2. S/N+D vs. Input Frequency,  $f_{CLK} = 20 \text{ MSPS}$ 




Figure 3. CMR vs. Input Frequency,  $f_{CLK} = 20 \text{ MSPS}$ 




Figure 4. Harmonic Distortion vs. Input Frequency,  $f_{CLK} = 20$  MSPS: Full Power




Figure 5. Harmonic Distortion vs. Input Frequency,  $f_{CLK} = 20$  MSPS: Small Signal




Figure 6. Typical FFT Plot of AD773A,  $f_{CLK} = 20$  MSPS,  $f_{IN} = 1$  MHz at 1 V p-p




Figure 7. Typical FFT Plot of AD773A,  $f_{CLK}$  = 20 MSPS,  $f_{IN}$  = 9.9 MHz at 1 V p-p

-6- REV. 0

# **Theory of Operation**

The AD773A uses a pipelined multistage architecture with a differential input, fast settling track-and-hold amplifier (THA). Traditionally, high speed ADCs have used parallel, or flash architectures. When compared to flash converters, multistage architectures reduce the power dissipation and die size by reducing the number of comparators. For example, the AD773A uses 48 comparators compared to 1023 comparators for a 10-bit flash architecture.

The AD773A's main signal path transmits differential current mode signals. Low impedance current summing techniques are employed, increasing speed by reducing sensitivity to parasitic capacitances. Pipelining allows the stages to operate concurrently and maximizes system throughput.

The input THA is followed by three 4-bit conversion stages. At any given time, the first stage operates on the most recent sample, while the second stage operates on a signal dependent on the previous sample. This process continues throughout all three stages. The twelve digital bits provided by the three 4-bit stages are combined in the correction logic to produce a 10-bit representation of the sampled analog input.

Pipeline delay, or latency, is four clock cycles. New output data is provided every clock cycle and is provided in both binary and twos complement format. The AD 773A will flag an out-of-range condition when the analog input exceeds the specified analog input range.

# Applying the AD773A

### **DRIVING THE AD773A INPUT**

The AD773A may be driven in a single-ended or differential fashion.  $V_{\mathsf{INA}}$  is the positive input, and  $V_{\mathsf{INB}}$  is the negative input. In the single-ended configuration either  $V_{\mathsf{INA}}$  or  $V_{\mathsf{INB}}$  is connected to Analog G round (AGND) while the other input is driven with a full-scale input of  $\pm 500$  mV p-p. An inverted mode of operation can he achieved by simply interchanging the input connections.

Both inputs of the AD 773A,  $V_{INA}$  and  $V_{INB}$ , are high impedance and do not need to be driven by a low impedance source. Note, however, that as the source impedance increases, the input node becomes more susceptible to noise. The increased noise at the input will degrade performance. A 10 pF capacitor across  $V_{INA}$  and  $V_{INB}$  as shown in Figure 8 is recommended to bypass high frequency noise.




Figure 8. AD773A Single-Ended Input Connection

#### INPUT CONDITIONING

In some cases, it may be appropriate to buffer the input source, add dc offset, or otherwise condition the input signal of the AD 773A. Choosing an appropriate op amp will vary with system requirements and the desired level of performance. Some suggested op amps are the AD 9617, AD 842, and AD 827.

Figure 9 shows a typical application where a unipolar signal is level shifted to the bipolar input range of the AD 773A. Note that the reference used with the AD 773A can also provide a noise-free voltage source to generate the dc offset.




Figure 9. Unipolar to Bipolar Input Connection

#### **DIFFERENTIAL INPUT CONNECTIONS**

Operating the AD 773A with fully differential inputs offers the advantage of rejecting common-mode signals present on both  $V_{INA}$  and  $V_{INB}$ . The full-scale input range of  $V_{INA}$  and  $V_{INB}$  when driven differentially is  $\pm 250$  mV p-p as shown in Table I.

Table I. AD 773A's Maximum Differential Input Voltage

VINA	V <sub>INB</sub>	$V_{INA}-V_{INB}$
+250 mV	-250 mV	+500 mV
-250 mV	+250 mV	-500 mV

In some applications it may be desirable to convert a singleended signal to a differential signal before being applied to the AD 773A. Figure 10 shows a single-ended to differential video line driver capable of driving doubly terminated cables.




Figure 10. Single-Ended to Differential Connection

REV. 0 -7-

# **AD773A**

#### REFERENCE INPUT

The AD773A's high impedance reference input allows direct connection with standard voltage references. Unlike the resistor ladder requirements of a flash converter the AD773A's single pin, high impedance input can be driven from one low cost, low power reference. The high impedance input allows multiple AD773A's to be driven from one reference thus minimizing drift errors.

Figure 11 shows the AD 773A connected to the AD 680. The AD 680 is a single supply, low power, low cost 2.5 V reference with performance specifications ideally suited for the AD 773A. The low pass filter minimizes the AD 680's wideband noise. Other recommended 2.5 V references are the AD 580 and REF 43.




Figure 11. Recommended AD773A to AD680 Connection

#### **CLOCK INPUT**

The AD773A's pipelined architecture operates on both the rising and falling edges of the clock input. A low jitter, symmetrical clock will provide the highest level of performance. The recommended logic family to drive the clock input is HC. The AD773A's minimum clock half cycle may necessitate the use of an external divide-by-two circuit as shown in Figure 12. Power dissipation will vary with input clock frequency as shown in Figure 13.




Figure 12. Divide-by-Two Clock Circuit




Figure 13. Power Dissipation vs. Sample Frequency

#### **EQUIVALENT ANALOG INPUT CIRCUIT**

The AD 773A equivalent analog input circuit is shown in Figure 14. The typical input bias current is 5  $\mu A$ , while input capacitance is typically 5 pF. In the single-ended input configuration one input is connected to AGND while the second input is driven to full scale ( $\pm 500~mV$ ). Under nominal conditions the collector of the input transistor is at +1.15 V. This allows signals to be offset by up to +0.65 V without significantly degrading performance. In the negative direction, the emitter of the input transistor should not drop below -1.25 V. Therefore, signals can be offset by -0.65 V without significant performance degradation. Figure 15 shows signal-to-noise ratio vs. common-mode input voltage.




Figure 14. Equivalent Analog Input Circuit




Figure 15. S/N+D vs. Common-Mode Input Voltage,  $f_{CLK} = 20 \text{ MSPS}$ 

-8- REV. 0

**AD773A** 

#### **EQUIVALENT REFERENCE INPUT CIRCUIT**

The AD773A is designed to have a reference to analog input voltage ratio of 2.5:1. When the AD773A is configured for single-ended operation a 2.5 volt reference input establishes a full-scale analog input voltage of 1 V p-p ( $\pm 500$  mV with respect to V  $_{INB}$ ). Although the AD773A is specified and tested with V  $_{REF}$  equal to 2.5 V and V  $_{IN}$  equal to  $\pm 500$  mV the reference input voltage and analog input voltages can be changed. To optimize the AD773A's performance the 2.5:1 ratio should be maintained. The simplified model of the AD773A's reference input circuit is shown in Figure 16.




Figure 16. Typical Reference Input Circuit

The 2.5 V external reference is applied across resistor R1 producing a current which in turn generates a voltage  $V_{\text{BIAS}}.$  Multiple reference currents are generated from  $V_{\text{BIAS}}$  and are used throughout the converter. R3 is used to cancel errors induced by the input bias current of the REFGND buffer. Figure 17 shows the SNR performance as the reference voltage is varied from its nominal value of 2.5 V. The input full-scale voltage is defined by the following equation,

Input Full-Scale V oltage = 
$$\frac{R \text{ eference V oltage}}{2.5}$$

The power dissipation is modulated by variations in the reference voltage. Figure 18 shows the variation in power dissipation versus reference voltage.




Figure 17. S/N+D vs. Reference Input Voltage,  $f_{CLK} = 20 \text{ MSPS}$ ,  $f_{IN} = 1 \text{ MHz}$ 




Figure 18. Power Dissipation vs. Reference Input Voltage,  $f_{CLOCK} = 20 \text{ MSPS}$ 

#### TRANSIENT RESPONSE

The fast settling input THA accurately converts full-scale input voltage swings in under one clock cycle. The THA's high impedance, fast slewing performance is critical in multiplexed or dc stepped (charge coupled devices, infrared detectors) systems. Figure 19 show the AD 773A's settling performance with an input signal stepped from –500 mV to 0 V. As can be seen, the output code settles to its final value in under one clock cycle.




Figure 19. Typical AD773A Settling Time

REV. 0 -9-

## **AD773A**

#### **OUTPUT DATA FORMAT**

The AD 773A provides both MSB and  $\overline{\rm MSB}$  outputs, delivering positive true offset binary and twos complement output data. Table II shows the AD 773A's output data format.

Table II. Output Data Format

Analog Input	Digital Output				
V <sub>INA</sub> -V <sub>INB</sub>	Offset Binary	Twos Complement	OTR		
≥499.5 mV	11 1111 1111	01 1111 1111	1		
499 mV	11 1111 1111	01 1111 1111	0		
0 mV	10 0000 0000	00 0000 0000	0		
-500 mV	00 0000 0000	10 0000 0000	0		
≤-500.5 mV	00 0000 0000	10 0000 0000	1		

#### **OUT OF RANGE**

An out-of-range condition exists when the analog input voltage is beyond the input range (±500 mV) of the converter. [Note the AD 773A has a 4 clock cycle latency.] OTR (Pin 20) is set low when the analog input voltage is within the analog input range. OTR is set HIGH and will remain HIGH when the analog input voltage exceeds the input range by 1/2 LSB from the center of the ± full-scale output codes. OTR will remain HIGH until the analog input is within the input range. Note that if the input is driven beyond +1.5 V, the digital outputs may not stay at +FS, but may actually fold back to midscale. By logical ANDing OTR with the MSB and its complement, overrange high or underrange low conditions can be detected. Table III is a truth table for the over/under range circuit in Figure 20. Systems requiring programmable gain conditioning prior to the AD 773A can immediately detect an out of range condition, thus eliminating gain selection iterations.




Figure 20. Overrange or Underrange Logic

Table III. Out-of-Range Truth Table

OTR	MSB	ANALOG INPUT IS
0	0	In Range
0	1	In Range
1	0	U nderrange
1	1	O verrange

#### **GROUNDING AND LAYOUT RULES**

As is the case for any high performance device, proper grounding and layout techniques are essential in achieving optimal performance. (Note—Figures 22-26 are not to scale.) The analog and digital grounds on the AD 773A have been separated to optimize the management of return currents in a system. It is recommended that a 4-layer printed circuit board (PCB) which employs ground planes and power planes be used with the AD 773A. The use of ground and power planes offers distinct advantages:

- 1. The minimization of the loop area encompassed by a signal and its return path.
- 2. The minimization of the impedance associated with ground and power paths.
- 3. The inherent distributed capacitor formed by the power plane, PCB insulation, and ground plane.

These characteristics result in both a reduction of electromagnetic interference (EMI) and an overall improvement in performance.

It is important to design a layout which prevents noise from coupling onto the input signal. The wide input bandwidth of the AD 773A permits noise outside the desired N yquist bandwidth to be sampled along with the desired signal. This can result in a higher overall level of spurious noise in the digitized output. Digital signals should not be run in parallel with the circuitry. It is also suggested that the traces associated with  $V_{\rm INA}$  and  $V_{\rm INB}$  be the same length.

Separate analog and digital grounds should be joined together directly under the AD 773A (see Figure 24). A solid ground plane under the AD 773A is also acceptable if care is taken in the management of the power and ground return currents. A general "rule-of-thumb" for mixed signal layouts dictates that the return currents from digital circuitry should not pass through critical analog circuitry.

### **POWER SUPPLY DECOUPLING**

The analog and digital supplies of the AD 773A have been separated to prevent the typically large transients associated with digital circuitry from coupling into the analog supplies (AV\_DD, AV\_SS). Each analog power supply pin should be decoupled with a 0.1  $\mu\text{F}$  capacitor located as close to the pin as possible. Additionally, 0.22  $\mu\text{F}$  capacitors for the DRV\_DD and DV\_DD supplies are required to adequately suppress high frequency noise. For optimal performance, surface-mount capacitors are recommended. The inductance associated with the leads of through-hole ceramic capacitors typically render them ineffective at higher frequencies. A complete system will also incorporate tantalum capacitors in the 10–100  $\mu\text{F}$  range to decouple low frequency noise and ferrite beads to limit high frequency noise.

The digital supplies have also been separated into DRV<sub>DD</sub> and DV<sub>DD</sub>. The DRV<sub>DD</sub> pins provide power for the digital output drivers of the AD773A and are likely to contain high energy transients. Pin 22 should be decoupled directly to Pin 21 (DRGND) and Pin 7 should be decoupled directly to Pin 8 (DRGND) to minimize the length of the return path for these transients. A single +5 V supply is all that is required for DRV<sub>DD</sub> and DV<sub>DD</sub>, but decoupling DV<sub>DD</sub> with an RC filter network is suggested (see Figure 21).

-10- REV. 0




Figure 21. AD773A Evaluation Board Schematic

## Table IV. Components List

Reference Designator	Description	Quantity
R2, R4 R5, R6, R11-R22 R7, R8 R9 R10	Resistor, 1%, 49.9 $\Omega$ Resistor, 5%, 22 $\Omega$ Resistor, 5%, 39 $\Omega$ Resistor, 5%, 75 $\Omega$ Resistor, 5%, 560 $\Omega$	2 14 2 1
C1, C3-C8, C11, C14, C17-C21 C2 C9, C12, C15 C10, C13, C16	Chip Cap, 0.1 μF Capacitor, Tantalum, 10 μF Chip Cap, 0.01 μF Capacitor, Tantalum, 22 μF	14 1 3 3
U1 U2 U3 U4 U5	AD 773A AD V7122 AD 680 AD 589 74A S04	1 1 1 1 1
FB1-FB3	Ferrite Bead	3

REV. 0 -11-




Figure 22. Component Side PCB Layout




Figure 23. Solder Side PCB Layout

-12- REV. 0




Figure 24. Ground Layer PCB Layout




Figure 25. Power Layer PCB Layout

REV. 0 -13-





Figure 26. Silkscreen Layer PCB Layout

### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

### 28-Pin Ceramic DIP Package (D-28)



-14- REV. 0